



#1241  
turner, B  
NANO-001/05US  
N0765-2008  
7/30/97

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231, on July 3, 1997.

Date: 7/3/97

By: Patricia K. Parry  
Patricia K. Parry

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of )

Examiner: D. Eng

Charles H. Moore et al. )

Art Unit: 2315

Serial No. 08/484,918 )

Filed: June 7, 1995 )

AMENDMENT

For: HIGH PERFORMANCE )  
MICROPROCESSOR HAVING )  
VARIABLE SPEED )  
SYSTEM CLOCK )

Palo Alto, CA 94306

Assistant Commissioner for Patents  
Washington, D.C. 20231

Sir:

This Amendment is being submitted in response to the Office Action dated April 3, 1997 in the above-identified patent application.

IN THE CLAIMS

Please amend claim 73 as follows:

Sub CB  
73( Twice Amended). A microprocessor system comprising:  
a central processing unit disposed upon an integrated circuit substrate, said central processing unit operating at a processing frequency and being constructed of a first plurality of electronic devices;  
an oscillator disposed upon said integrated circuit substrate and connected to said central processing unit, said oscillator clocking said central processing unit at a clock rate and [including] being constructed of a second plurality of electronic devices, thus varying the [operating characteristics] processing frequency of said first plurality of electronic devices and the clock rate of said second plurality of [transistors] electronic devices in the same way as a function of parameter variation in one or more fabrication or operational parameters associated with said